## Intended Audience: Software Developers

Interested in performance optimizing your application

- Don't need to be a performance expert
- But should be an expert in the application!

Working on a platform with a 6th generation Intel® Core™ processor

Using Intel® VTune™ Amplifier XE performance analyzer

 The performance information here applies to other tools as well but is focused on VTune Amplifier XE

s reserved \*Other names and brands may be claimed as the property of others.



## How to Use this Presentation

Read through the slides once, then again while collecting data

Remember performance analysis is a process that may take several iterations

#### Software Optimization should begin after you have:

- Utilized any compiler optimization options (/O2, /QxAVX2, etc)
- Chosen an appropriate workload
- Measured baseline performance

intel

## Using Intel® VTune™ Amplifier XE to Tune Software on the 6th generation Intel® Core™ processor family

Software and Services Group

Ver 10

Outline land on Maria




## Agenda

- Intel® VTune™ Amplifier XE
- The Software Optimization Cycle
  - Find Hotspots
  - Methods for Determining Efficiency
  - Locating the Primary Bottleneck
  - Tuning for Common Architectural Causes of Inefficiency
- Additional Tuning Recommendations


Control

(intel)




This image represents a general CPU layout and is intended to help illustrate the concepts described in this guide. It is not designed to be a definitive representation of the microarchitecture.

Intel® microarchitecture codename Skylake CPUs - http://ark.intel.com/products/codename/37572/Skylake





Most screenshots in this presentation were taken from Intel® VTune  $^{\text{\tiny TM}}$  Amplifier XE 2016 Update 2.


Screenshots from different versions of the tool may have minor differences.



The logic for identifying issues on Intel Microarchitecture Codename Skylake is embedded into the interface. All the formulas and metrics used are the same as the ones given in this guide. You no longer have to apply formulas and rules to the data yourself to figure out what it means – using this guide and the interface tuning features, you can easily pinpoint problems and possible solutions. The formulas and metrics are only applied to the General Exploration profile, and the General Exploration viewpoint (which is automatic). For all other profiles, it will just show the raw data.







Note that issue highlighting occurs under 2 conditions:

- 1. The value for the metric is over Intel VTune Amplifier XE's pre-determined threshold
- 2. The associated function uses 5% or greater of the CPU clockticks sampled

## Complexities of Performance Measurement

Two features of the 5th generation Intel® Core™ processor family have a significant effect on performance measurement:

- Intel® Hyper-Threading Technology
- Intel® Turbo Boost 2.0 Technology

With these features enabled, it is more complex to measure and interpret performance data

- Most events are counted per thread, some events per core
  - See VTune Amplifier XE Help for specific events

Some experts prefer to analyze performance with these features disabled, then re-enable them once optimizations are complete

Convisit © 2014 Intel Corporation, all rights reserved +Other names and brands may be claimed as the property of others

Optimization Notice



Both Intel® Hyper-Threading Technology and Intel® Turbo Boost 2.0 Technology can be enabled or disabled through BIOS on most platforms. Contact with the system vendor or manufacturer for specifics prior to making changes. Incorrectly modifying BIOS settings from those supplied by the manufacturer can result in rendering the system unusable and may void the warranty.

Don't forget to re-enable these features once you are through with the software optimization process!

## The "Software on Hardware" Tuning Process

## For each Hotspot

- Determine efficiency
  - If inefficient:
    - Determine primary bottleneck
    - Identify architectural reason for inefficiency
    - Optimize the issue

### Repeat

wright © 2014 Intel Corporation, All rights reserved \*Other names and brands may be claimed as the property of others



## The "Software on Hardware" Tuning Process

## For each Hotspot

- Determine efficiency
  - If inefficient:
    - Determine primary bottleneck
    - Identify architectural reason for inefficiency
    - Optimize the issue

### Repeat

wright © 2014 Intel Corporation, All rights reserved \*Other names and brands may be claimed as the property of others



## Identify the Hotspots

**What:** Hotspots are where your application spends the most time

**Why:** You should aim your optimization efforts there!

Why improve a function that only takes 2% of your application's runtime?

**How:** VTune Amplifier XE *Basic Hotspots* or *Advanced Hotspots* analysis type

 Usually hotspots are defined in terms of the CPU\_CLK\_UNHALTED.THREAD event (aka "clockticks")

Constitut © 2014 Intel Composition, all rights reserved \*Other names and brands may be claimed as the property of others

\_\_\_\_(in

For this processor family, the CPU\_CLK\_UNHALTED.THREAD counter measures unhalted clockticks on a per hardware thread basis. There is no per-core clocktick counter, which has been available on some previous processors. The CPU\_CLK\_UNHALTED.THREAD counter allows you to see where cycles are being spent on each individual hardware thread.

There is also a CPU\_CLK\_UNHALTED.REF counter, which counts unhalted clockticks per thread, at the reference frequency for the CPU. In other words, the CPU\_CLK\_UNHALTED.REF counter should not increase or decrease as a result of frequency changes due to Turbo Mode 2.0 or Speedstep Technology. This counter can be useful for removing the variance introduced by Turbo Mode 2.0 or Speedstep Technology when comparing multiple analyses.

## The "Software on Hardware" Tuning Process


## For each Hotspot

- Determine efficiency
  - If inefficient:
    - Determine primary bottleneck
    - Identify architectural reason for inefficiency
    - Optimize the issue

### Repeat

puright © 2014 Intel Corporation, All rights reserved \*Other names and brands may be claimed as the property of others





Formula:

(UOPS\_RETIRED.RETIRE\_SLOTS/ (4\*CPU\_CLK\_UNHALTED.THREAD))

Thresholds: Investigate if -

% Retiring < 75

This metric is based on the fact that when operating at peak performance, the pipeline on this CPU should be able to retire 4 micro-operations per clock cycle (or "clocktick"). The formula looks at "slots" in the pipeline for each core, and sees if the slots are filled, and if so, whether they contained a micro-op that retired. More details on this methodology are available in the coming slides or in this paper: <a href="http://software.intel.com/en-us/articles/how-to-tune-applications-using-a-top-down-characterization-of-microarchitectural-issues">http://software.intel.com/en-us/articles/how-to-tune-applications-using-a-top-down-characterization-of-microarchitectural-issues</a>

## Efficiency Method 1: % Retiring Pipeline Slots


**What Now:** For a hotspot with < 70% pipeline slots retiring, consider the application type when determining efficiency. If the hotspot is below the expected range below, it may be inefficient.

Category	Expected Range of Pipeline Slots in this Category, for a Hotspot in a Well-tuned:		
	Client/ Desktop application	Server/ Database/ Distributed application	High Performance Computing (HPC) application
Retiring	20-50%	10-30%	30-70%

For more details see:  $\frac{http://software.intel.com/en-us/articles/how-to-tune-applications-using-a-top-down-characterization-of-microarchitectural-issues$ 

opyright © 2014, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.





#### Formula:

CPU CLK UNHALTED.THREAD/INST RETIRED.ANY

#### Threshold:

In the interface, CPI will be highlighted if > 1. This is a very general rule based on the fact that some well tuned apps achieve CPIs of 1 or below. However, many apps will naturally have a CPI of over 1 - it is very dependent on workload and platform. It is best used as a comparison factor - know your app's CPI and see if over time it is moving upward (that is bad) or reducing (good!).


Note that CPI is a ratio! Cycles per instruction. So if the code size changes for a binary, CPI will change. In general, if CPI reduces as a result of optimizations, that is good, and if it increases, that is bad. However there are exceptions. Some code can have a very low CPI but still be inefficient because more instructions are executed than are needed. This problem is discussed using the Code Examination method for determining efficiency.

Additionally, CPI can be affected if using Intel® Hyper-threading. In a serial workload, or a workload with Intel® Hyper-threading disabled the theoretical best CPI on a hardware thread is 0.25 because the core can allocate and retire 4 instructions per cycle. In a workload with Intel® Hyper-threading enabled which utilizes both hardware threads effectively, the ideal CPI per-thread would be 0.5 instead of 0.25. This is because the hardware threads share allocation and

retirement resources on the core.

Note: Optimized code (e.g. with AVX instructions) may actually increase the CPI, and increase stall % – but improve the performance. This is because a single vector instruction will generally take more cycles than a single scalar instruction, but it also often performs more work. For example, a vector instruction may take twice as many cycles, but perform the work of four scalar instructions. In that case, the average CPI will increase, but the application will still be running faster.

CPI is just a general efficiency metric – the real measure of efficiency is work taking less time.



This method involves looking at the disassembly to make sure the most efficient instruction streams are generated. This can be complex and can require an expert knowledge of the Intel instruction set and compiler technology. What we have done is describe how to find 3 easy-to-detect code patterns and suggest how they may be implemented more efficiently using new features of the CPU.

Efficiency Method 3, Code Study 1: Convert Legacy Floating Point or Integer Code to Intel® Advanced Vector Extensions (AVX and AVX2)

**Why:** Using SIMD instructions can greatly increase floating point performance. For existing FP or Integer SSE code, converting to AVX instructions has several advantages, including support for wider vector data (up to 256-bit), 3- and 4-operand syntax that allows NDS operations, and power savings.

**How:** Examine your assembly code for existing SSE instructions (using xmm registers), MMX instructions (using mmx registers), or for floating point instructions that are not packed (such as faddp, fmul, or scalar SSE instructions like addss)

#### What Now:

- •Intel Compiler /QxCORE-AVX2 (Windows\*) or -xCORE-AVX2 (Linux\*) switches
- •GCC: -march=core-avx2
- Optimize to AVX See the Intel® 64 and IA-32 Architectures Optimization Reference Manual, chapter 11

For more on vectorization in general: http://software.intel.com/en-us/articles/vectorization-toolkit

SSE instructions will look like: addps xmm4, xmm5.

+ add**s**s is a **s**(calar) Intel® SSE instruction – packed SSE instructions such as addps are a better choice

Efficiency Method 3, Code Study 2: Take Advantage of Fused Multiply Add (FMA) Instructions

**Why:** FMA instructions in Intel microarchitecture code name Haswell have the same latency as an FP Multiply. 2 new FMA units provide 2x peak FLOPs/cycle of previous generation.

**How:** Examine your source code for operations of the format  $r=(x^*y)+z$ ,  $r=(x^*y)-z$ ,  $r=-(x^*y)+z$ , or  $r=-(x^*y)-z$ . Then look at the corresponding assembly to see if FMA instructions are being used. FMA instruction names begin with **VFM** (as in VFMADD132PD or VFMSUBADD132PD) or **VFNM** (as in VFNMADD132PD)

#### What Now:

- •Use Compiler switches to generate FMAs (you may need to specify a relaxed floating point model)
- ■Intel Compiler: -fma or /Qfma with CORE-AVX2 or higher for option -x or /Qx, or -march or /arch
- •GCC: -xfma or -march=core-avx2

Convisit © 2014, Intel Composition, All rights reserved \*Other names and brands may be claimed as the property of others

(intel)

Note that FMA instructions perform a multiply, add, and round. A multiply followed by an add would have 2 rounds (one after the multiply and one after the add). Since the FMA eliminates the intermediate rounding operation, results may be different when using FMAs as opposed to multiplies followed by adds. For more information, see the Intel® 64 and IA-32 Architectures Software Developer's Manual at

http://download.intel.com/products/processor/manual/325462.pdf.

## The "Software on Hardware" Tuning Process

## For each Hotspot

- Determine efficiency
  - If inefficient:
    - Determine primary bottleneck
    - Identify architectural reason for inefficiency
    - Optimize the issue

### Repeat

purisht © 2014 Intel Composition. All rights reserved \*Other names and brands may be claimed as the property of others

## Determine the Primary Bottleneck

If Methods 1 or 2 are used to determine code is inefficient, first determine the primary bottleneck.

The Top-Down hierarchy implemented in General Exploration classifies your application's utilization of the CPU cores into 4 categories:

- Front-End Bound
- Back-End Bound
- Bad Speculation
- Retiring


The primary bottleneck has the highest fraction of pipeline slots, and should be investigated first!

Conviett © 2014, Intel Composition, All retris reserved \*Other names and brands may be claimed as the property of others.

Optimization Notice


(intel)

For a hotspot that is inefficient, determining the primary bottleneck is the first step. Optimizing code to fix issues outside the primary bottleneck category may not boost performance – the biggest boost will come from resolving the biggest bottleneck. Generally, if Retiring is the primary bottleneck, that is good. See next slides.



Note the way that this methodology allows us to classify what percentage of all pipeline slots end up in each category, for each cycle and for each core. It is possible that for a given dataset, there may be a significant percentage of pipeline slots in multiple categories that merit investigation. Start with the category with the highest percentage of pipeline slots. Ideally a large percentage of slots will fall into the "Retiring" category, but even then, it may be possible to make your code more efficient.

For a complete description of this methodology, see <a href="http://software.intel.com/en-us/articles/how-to-tune-applications-using-a-top-down-characterization-of-microarchitectural-issues">http://software.intel.com/en-us/articles/how-to-tune-applications-using-a-top-down-characterization-of-microarchitectural-issues</a>



The distribution of pipeline slots in these four categories is very useful for developers. Although metrics based on events have been possible for many years, before this characterization there was no approach for identifying which possible performance issues were the most impactful. When performance metrics are placed into this framework, a developer can see which issues need to be tackled first.

## The "Software on Hardware" Tuning Process

## For each Hotspot

- Determine efficiency
  - If inefficient:
    - Determine primary bottleneck
    - Identify architectural reason for inefficiency
    - Optimize the issue

### Repeat



## Identifying Architectural Reasons for Inefficiency: The Issue Slides

Issues are listed by category, and each category is explained.

For each potential issue, there are several important pieces of information:

Why: Why you should be concerned about this potential problem.

**How:** Which profile and metric to use in the Amplifier XE interface. If the data is highlighted, then it should be investigated.

**What Now:** Helps you **Optimize the Issue**. Gives suggestions for follow-up investigations or optimizations to try.

Event Names and Metric Formulas are given in the Notes. These are not included on the slide because they are already embedded in the Amplifier XE logic and can be found by hovering over a metric column in the GUI. You only need to use the pre-configured profiles and metrics pointed out in order to know if you may have a problem.

nization Notice




# Tuning for the Front-End Bound Category


The Front-End of the pipeline

- Fetches instructions
- · Decodes instructions into micro-operations
- Delivers up to 4 micro-operations per cycle to the Back-End

mization Notice



Front-End issues are caused by delays in fetching code (due to caching or ITLB issues) or in decoding instructions (due to specific instruction types or queuing issues). Front-End issues are generally resolved by compiler techniques like code layout (co-locating hot code), reducing code footprint, and Profile-Guided Optimization (PGO).



## Front-End Latency

Front-End Bound

**Why:** Front-End latency can lead to the Back-End not having microops to execute (instruction starvation).

**How:** General Exploration Profile, Front-End Latency sub-category, Metrics: ITLB Overhead, ICache Misses, Length-Changing Prefixes

**What Now:** If any of these metrics are highlighted for your hotspot, try using better code layout and generation techniques:

- Try using profile-guided optimizations (PGO) with your compiler
- Use linker ordering techniques (/ORDER on Microsoft's linker or a linker script on gcc)
- Use switches that reduce code size, such as /O1 or /Os
- For dynamically generated code, try co-locating hot code, reducing code size, and avoiding indirect calls

Copyright © 2014 Intel Composition, all rights reserved \*Other names and brands may be claimed as the property of others

tion Notice



#### Formulas:

% of cycles spent on ITLB Misses (ITLB Overhead):

ICACHE\_64B.IFTAG\_STALL/ CPU\_CLK\_UNHALTED.THREAD % of cycles spent on ICache Misses:

ICACHE\_16B.IFDATA\_STALL / CPU\_CLK\_UNHALTED.THREAD % of cycles due to LCP stalls:

ILD STALL.LCP/CPU CLK UNHALTED.THREAD

#### Thresholds:

Thresholds: Investigate if -

% of cycles spent on ITLB Misses (ITLB Overhead) ≥ .05 (5%)

% of cycles spent on ICache Misses  $\geq .05$  (5%)

% of cycles due to LCP stalls  $\geq$  .05 (5%)

Note: To locate the exact areas in your code that are suffering from Front-End latency issues, create a custom analysis to collect the events FRONTEND\_RETIRED.L1I\_MISS\_PS


and FRONTEND\_RETIRED.L2\_MISS\_PS. These are precise events for instruction fetch misses in the L1 instruction cache and L2 cache respectively.

# Tuning for the Back-End Bound Category


#### The Back-End of the pipeline


- Accepts micro-operations from the Front-End
- · Re-orders them as necessary to schedule their execution in execution units
- · Retrieves needed operands from memory
- · Executes the operations
- · Commits results to memory





The back-end is the most common category for hotspots, and is most likely to be the primary bottleneck.





### Cache Misses

**Why:** Cache misses raise the CPI of an application. Focus on long-latency data accesses coming from 2nd and 3rd level misses

**How:** General Exploration Profile, Memory Bound sub-category, Metrics: L3 Bound>L3 Latency, DRAM Bound>Memory Latency>LLC Miss

**What Now:** If either metric is highlighted for your hotspot, consider reducing misses:

- Change your algorithm to reduce data storage
- Block data accesses to fit into cache
- Check for sharing issues (See Contested Accesses)
- Align data for vectorization (and tell your compiler)
- Use the cache-line replacement analysis outlined in section B.3.4.2 of Intel® 64 and IA-32 Architectures Optimization Reference Manual
- Use streaming stores
- Use software prefetch instructions

orice (in

(intel)

Thresholds: Investigate if – % cycles for LLC Miss ≥ .1 % cycles for L3 Latency ≥ .2

More information on many of these suggestions can be found in the Intel® 64 and IA-32 Architectures Optimization Reference Manual at:

http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-optimization-manual.html

### Contested Accesses

Why: Sharing modified data among cores (at L2 level) can raise the latency of data access

**How:** General Exploration Profile, Memory Bound sub-category, Metric: Contested Accesses

What Now: If this metric is highlighted for your hotspot, locate the source code line(s) that is generating HITMs by viewing the source.

- Look for the MEM LOAD L3 HIT RETIRED.XSNP HITM PS event which will tag to the next instruction after the one that generated the HITM.
- Use knowledge of the code to determine if real or false sharing is taking place. Make appropriate fixes:
  - For real sharing, reduce sharing requirements
  - For false sharing, pad variables to cache line boundaries



### Formula:

% of cycles spent accessing data modified by another core:

( (60 \* MEM\_LOAD\_L3\_HIT\_RETIRED.XSNP\_HITM\_PS) + MEM LOAD L3 HIT RETIRED.XSNP MISS PS )/ CPU CLK UNHALTED.THREAD Thresholds: Investigate if -

% cycles accessing modified data  $\geq .05$ 

This metric is also called write sharing. It occurs when one core needs data that is found in a modified state in another core's cache. This causes the line to be invalidated in the holding core's cache and moved to the requesting core's cache. If it is written again and another core requests it, the process starts again. The cacheline ping pong-ing between caches causes longer access time than if it could be simply shared amongst cores (as with read-sharing).

Write sharing can be caused by true sharing, as with a lock or hot shared data structure, or by false sharing, meaning that the cores are modifying 2 separate pieces of data stored on the same cacheline. This metric measures write sharing at the L2 level only - that is, within one socket. If write sharing is observed at this level it is possible it is occurring across sockets as well. Note that in the case of real write sharing that is caused by a lock, Amplifier XE's Locks and Waits analysis should also indicate a problem. This hardware-level analysis will detect other cases as well though (such as false sharing or write sharing a hot data structure).

# Data Sharing

**Why:** Sharing clean data (read sharing) among cores (at L2 level) has a penalty at least the first time due to coherency

**How:** General Exploration Profile, Memory Bound sub-category, Metric: Data Sharing

**What Now:** If this metric is highlighted for your hotspot, locate the source code line(s) that is generating HITs by viewing the source.

- Look for the MEM\_LOAD\_L3\_HIT\_RETIRED.XSNP\_HIT\_PS event which will tag to the next instruction after the one that generated the HIT
- Use knowledge of the code to determine if real or false sharing is taking place. Make appropriate fixes:
  - · For real sharing, reduce sharing requirements
  - For false sharing, pad variables to cache line boundaries

ie e

Copyright © 2014, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.

Optimization Notice

### Formula:

% of cycles spent on Data Sharing: ( 43 \* MEM\_LOAD\_L3\_HIT\_RETIRED.XSNP\_HIT\_PS ) / CPU\_CLK\_UNHALTED.THREAD

Thresholds: Investigate if -

% cycles accessing clean shared data  $\geq .05$ 

This metric measures read sharing, or sharing of "clean" data, across L2 caches within 1 CPU socket. The L3 cache has a set of "core valid" bits that indicate whether each cacheline could be found in any L2 caches on the same socket, and if so, which ones. The first time a line is brought into the L3 cache, it will have core valid bits set to 1 for whichever L2 cache it went into. If that line is then read by a different core, then it will be fetched from L3, where the core valid bits will indicate it is present in one other core. The other L2 will have to be snooped, resulting in a longer latency access for that line. This metric measures the impact of that additional access time, when the cacheline in question is only being read-shared. In the case of read-sharing, the line can co-exist in multiple L2 caches in shared state, and for future accesses more than one core valid bit will be set. Then when other cores request the line, no L2 caches will need to be snooped, because the presence of 2 or more core valid bits tells the LLC that the line is shared (for reading) and ok to serve. Thus the impact of this only happens the

first time a cacheline is requested for reading by a second L2 after it has already been placed in the L3 cache. The impact of sharing modified data across L2s is different and is measured with the "Contested Accesses" metric.

# Other Data Access Issues: Blocked Loads Due to No Store Forwarding

**Why:** If it is not possible to forward the result of a store through the pipeline, dependent loads may be blocked

**How:** General Exploration Profile, Memory Bound sub-category, Metric: Loads Blocked by Store Forwarding

**What Now:** If the metric is highlighted for your hotspot, investigate:

View source and look at the LD\_BLOCKS.STORE\_FORWARD event. Usually this event tags to next instruction after the attempted load that was blocked. Locate the load, then try to find the store that cannot forward, which is usually within the prior 10-15 instructions. The most common case is that the store is to a smaller memory space than the load. Fix the store by storing to the same size or larger space as the ensuing load.

Copyright © 2014, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.

inte

Formula:

Blocked Store Forwarding Cost = (  $13 * LD_BLOCKS.STORE_FORWARD$  ) / CPU\_CLK\_UNHALTED.THREAD

Threshold: Investigate if – Cost > .05

Store forwarding occurs when there are two memory instructions in the pipeline, a store followed by a load from the same address. Instead of waiting for the data to be stored to the cache, it is "forwarded" back along the pipeline to the load instruction, saving a load from the cache. Store forwarding is the desired behavior, however, in certain cases, the store may not be able to be forwarded, so the load instruction becomes blocked waiting for the store to write to the cache and then to load it.

# Other Data Access Issues: 4K Aliasing

Why: Aliasing conflicts result in having to re-issue loads.

**How:** General Exploration Profile, Memory Bound sub-category, Metric: 4K Aliasing

What Now: If this metric is highlighted for your hotspot, investigate at the source code level.

Fix these issues by changing the alignment of the load. Try aligning data to 32 bytes, changing offsets between input and output buffers (if possible), or using 16-Byte memory accesses on memory that is not 32-Byte aligned.

Copyright © 2014, Intel Corporation. All rights reserved \*Other names and brands may be claimed as the property of others.

Intimization Notice



Formula:

Aliasing Conflicts Cost = ( 7 \* LD\_BLOCKS\_PARTIAL.ADDRESS\_ALIAS ) / CPU\_CLK\_UNHALTED.THREAD

Threshold: Investigate if Aliasing conflicts cost ≥ .1

This occurs when a load is issued after a store and their memory addresses are offset by (4K). When this is processed in the pipeline, the issue of the load will match the previous store (the full address is not used at this point), so pipeline will try to forward the results of the store and avoid doing the load (this is store forwarding). Later on when the address of the load is fully resolved, it will not match the store, and so the load will have to be re-issued from a later point in the pipe. This has a 5-cycle penalty in the normal case, but could be worse in certain situations, like with un-aligned loads that span 2 cache lines.

### Other Data Access Issues: DTLB Misses

**Why:** First-level DTLB Load misses (Hits in the STLB) incur a latency penalty. Second-level misses require a page walk that can affect your application's performance.

**How:** General Exploration Profile, Memory Bound sub-category, Metric: DTLB Overhead

**What Now:** If this metric is highlighted for your hotspot, investigate at the source code level.

To fix these issues, target data locality to TLB size, use the Extended Page Tables (EPT) on virtualized systems, try large pages (database/server apps only), increase data locality by using better memory allocation or Profile-Guided Optimization

Copyright © 2014, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.

(intel)

Formula:

DTLB Overhead = ( ( 7 \* DTLB\_LOAD\_MISSES.STLB\_HIT ) +
DTLB\_LOAD\_MISSES.WALK\_DURATION ) / CPU\_CLK\_UNHALTED.THREAD

Threshold: Investigate if-DTLB Overhead ≥ .1


Target data locality to TLB size: this is accomplished via data blocking and trying to minimize random access patterns.

Note: this is more likely to occur with server applications or applications with a large random dataset

TLB: Translation Lookaside Buffer

DTLB: Data Translation Lookaside Buffer

STLB: Second-level Translation Lookaside Buffer



### Divider

**Why:** Divide instructions take longer than other arithmetic instructions and can only be executed on a limited number of ports.

**How:** General Exploration Profile, Core Bound sub-category, Metric: Divider

**What Now:** If this metric is highlighted for your hotspot, locate the source code line(s) that is generating divides by viewing the source.

- Look for the ARITH.DIVIDER ACTIVE event.
- Ensure the divide code is being compiled with optimizations turned on
- Use vectorized divide instructions
- Use reciprocal-multiplication whenever possible

Convight © 2014 Intel Corporation, All rights reserved \*Other names and brands may be claimed as the property of others

nization Notice



### Formula:

% of cycles spent with the divider unit active:
ARITH.DIVIDER\_ACTIVE / CPU\_CLK\_UNHALTED.THREAD

Thresholds: Investigate if -

% cycles with an active divider  $\geq .05$ 

# Tuning for the Bad Speculation Category


### Speculation is when:

- A micro-operation is allowed to execute, before it is known whether that operation will retire
- Allows for greater Instruction-Level Parallelism in an out-of-order pipeline

14. Intel Composition. All rights reserved. \*Other names and brands may be claimed as the opposity of others.

e

(intel)



Micro-operations that are removed from the Back-End most likely happen because the Front-End mispredicted a branch. This is discovered in the Back-End when the branch operation is executed. At this point, if the target of the branch was incorrectly predicted, the micro-operation and all subsequent incorrectly predicted operations are removed and the Front-End is redirected to begin fetching instructions from the correct target.

**Bad Speculation** 

# **Branch Mispredicts**

**Why:** Mispredicted branches cause pipeline inefficiencies due to wasted work or instruction starvation (while waiting for new instructions to be fetched)

**How:** General Exploration Profile, Metric: Branch Mispredict

**What Now:** If this metric is highlighted for your hotspot try to reduce misprediction impact:

- Use compiler options or profile-guided optimization (PGO) to improve code generation
- Apply hand-tuning by doing things like hoisting the most popular targets in branch statements.

Copyright © 2014, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.

(int

(intel)

### Formula:

Branch Mispredict = BR\_MISP\_RETIRED.ALL\_BRANCHES\_PS/
(BR\_MISP\_RETIRED.ALL\_BRANCHES\_PS + MACHINE\_CLEARS.COUNT) \*
(UOPS\_ISSUED.ANY - UOPS\_RETIRED.RETIRE\_SLOTS + 4 \*
INT\_MISC.RECOVERY\_CYCLES ) / (CPU\_CLK\_UNHALTED.THREAD \* 4)

Threshold: Investigate if - Cost is  $\geq .2$ 

Note that all applications will have some branch mispredicts - it is not the number of mispredicts that is the problem but the impact.

To do hand-tuning, you need to locate the branch causing the mispredicts. This can be difficult to track down due to the fact that this event will normally tag to the first instruction in the correct path that the branch takes. Try and determine which code path led to this destination.

**Bad Speculation** 

## Machine Clears

**Why:** Machine clears cause the pipeline to be flushed and the store buffers emptied, resulting in a significant latency penalty.

How: General Exploration Profile, Metric: Machine Clears

**Now What:** If this metric is highlighted for your hotspot try to determine the cause using the specific events:

- If MACHINE\_CLEARS.MEMORY\_ORDERING is significant, investigate at the source code level. This could be caused by 4K aliasing conflicts or contention on a lock (both previous issues).
- If MACHINE\_CLEARS.SMC is significant, the clears are being caused by self-modifying code, which should be avoided.

Copyright © 2014 Intel Composition, All rights reserved +Other names and brands may be claimed as the property of others

ation Notice

(intel)

Threshold: Investigate if -

Cost is  $\geq$  .02

Machine clears are generally caused by either contention on a lock, or failed memory disambiguation from 4k aliasing (both earlier issues). The other potential cause is self-modifying code (SMC).


# Tuning for the Retiring Category

### Retirement is:


- The completion of a micro-op's execution
- If the micro-op is the last micro-op for an instruction, it is also the completion of an instruction's execution
- When results of an instruction's execution are committed to the architectural state (cache, memory, etc...)


Ontimization Not





In general, having as many pipeline slots retiring per cycle as possible is the goal. Besides algorithmic improvements like parallelism, There are two potential areas to investigate for the retiring category. The first is whether vectorization can be applied to make the instructions that are retiring even more efficient. See Code Study 1 for more on this. The second is whether microcode assists can be eliminated from the instruction stream.





### Formula:

FP x87 % = UOPS\_EXECUTED.X87 / UOPS\_EXECUTED.THREAD
FP Scalar % = ( FP\_ARITH\_INST\_RETIRED.SCALAR\_SINGLE +
FP\_ARITH\_INST\_RETIRED.SCALAR\_DOUBLE ) / UOPS\_RETIRED.RETIRE\_SLOTS
FP Vectory % = ( FP\_ARITH\_INST\_RETIRED.128B\_PACKED\_DOUBLE +
FP\_ARITH\_INST\_RETIRED.128B\_PACKED\_SINGLE +
FP\_ARITH\_INST\_RETIRED.256B\_PACKED\_DOUBLE +
FP\_ARITH\_INST\_RETIRED.256B\_PACKED\_SINGLE ) /
UOPS\_RETIRED.RETIRE\_SLOTS

These metrics represent a breakdown of each type of instruction (x87, Scalar, Vector) as a percentage of all retired uops. Try to improve vectorization to increase the FP Vector percentage and decrease the x87 and FP Scalar percentages.

Retiring

### Microcode Assists

**Why:** Assists from the microcode sequencer can have long latency penalties.

**How:** General Exploration Profile, Metric: Microcode Sequencer

**What Now:** If this metric is highlighted for your hotspot, resample using the additional assist events to determine the cause.

- If FP\_ASSISTS.ANY / INST\_RETIRED.ANY is significant, check for denormals. To fix enable FTZ and/or DAZ if using SSE/AVX instructions or scale your results up or down depending on the problem
- If ((OTHER\_ASSISTS.AVX\_TO\_SSE\_NP\*75) /
  CPU\_CLK\_UNHALTED.THREAD) or
  ((OTHER\_ASSISTS.SSE\_TO\_AVX\_NP\*75) /
  CPU\_CLK\_UNHALTED.THREAD) is greater than .1, reduce transitions between SSE and AVX code. See http://software.intel.com/en-us/articles/avoiding-avx-sse-transition-penalties

Copyright © 2014, intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.

Optimization Notice



### Formula:

Assist % = (UOPS\_RETIRED.RETIRE\_SLOTS/UOPS\_ISSUED.ANY) \* (IDQ.MS\_UOPS/(CPU\_CLK\_UNHALTED.THREAD \* 4))

Threshold: Investigate if – Assist Cost ≥ .2

There are many instructions that can cause assists when there is no performance problem. If you see MS\_CYCLES it doesn't necessarily mean there is an issue, but whenever you do see a significant amount of MS\_CYCLES, check the other metrics to see if it's one of the problems we mention.

# The "Software on Hardware" Tuning Process

## For each Hotspot

- Determine efficiency
  - If inefficient:
    - Determine primary bottleneck
    - Identify architectural reason for inefficiency
    - Optimize the issue

## Repeat

Repeat until there are no significant hotspots or Retiring pipeline slots meet expectations

**Optimization Notice** 



# Additional Topic: Memory Access

**Why:** Memory bandwidth bottlenecks increase the latency at which cache misses are serviced

How: Memory Access Profile

### What Now:


- Compute the maximum theoretical memory bandwidth per socket for your platform in GB/s: (<MT/s> \* 8 Bytes/clock \* <num channels>) / 1000
- Run bandwidth analysis on your application. If total bandwidth per socket is
   75% of the maximum theoretical bandwidth, your application may be experiencing loaded (higher) latencies
- If appropriate, make system tuning adjustments (upgrading / balancing DIMMs, disabling HW prefetchers)
- Reduce bandwidth usage if possible: remove ineffective SW prefetches, make algorithmic changes to reduce data storage/sharing, reduce data updates, and balance memory access across sockets


Copyright © 2014 Intel Composition, All rights reserved \*Other names and brands may be claimed as the property of others.

Optimization Notice

(intel)


Max theoretical bandwidth, per socket, for processor with DDR 1600 and 4 memory channels: 51.2 GB/s






Intel® Transactional Synchronization Extensions (Intel® TSX) provide hardware transactional memory support. They expose a speculative execution mode to the programmer to improve locking performance. For more detailed information about developing software with Intel TSX see http://www.intel.com/software/tsx.

A large percentage of aborted cycles may represent a negative performance impact from the use of Intel TSX. Use this Analysis Type along with other performance metrics like elapsed time, CPI, or Retiring Percentage to measure how Intel TSX is affecting your performance.



For a detailed description of Intel® TSX performance recommendations, see Chapter 12 of the Intel® 64 and IA-32 Architectures Optimization Reference Manual



The General Exploration analysis type multiplexes hardware events during collection, which can result in imprecise results if too few samples are collected. The GUI will gray out metrics if the reliability is low based on the number of samples collected. If a metric is grayed out for your area of interest, consider increasing the runtime of the analysis or allowing multiple runs via the project properties.

Previous versions of the tool used a MUX Reliability metric for each row, however this was unable to distinguish between different metrics on the same row.

# Good Luck! For more information:

VTune Amplifier XE Videos, Forums, and Resources: http://software.intel.com/en-us/intel-vtune-amplifier-xe/#pid-3659-760/

Intel® 64 and IA-32 Architecture Software Developer's Manuals: http://www.intel.com/products/processor/manuals/index.htm

VTune Amplifier XE Tuning Guides for Other microarchitectures: <a href="http://software.intel.com/en-us/articles/processor-specific-performance-analysis-papers">http://software.intel.com/en-us/articles/processor-specific-performance-analysis-papers</a>

For optimization of the integrated graphics controller: <u>www.intel.com/software/gpa</u>

zation Notice

(intel

# Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT, EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LISBILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIBBILITY OF WARRANTHES RELATING TO PROPERTY WIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website.

Intel® Hyper-Threading Technology requires a computer system with a processor supporting HT Technology and an HT Technology-enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. For more information including details on which processors support HT Technology, see <a href="https://person.org/linearing/linea

Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for some uses, certain computer system software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your application vendor.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel® 64 architecture. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

"Intel® Turbo Boost Technology requires a PC with a processor with Intel Turbo Boost Technology capability. Intel Turbo Boost Technology performance varies depending on hardware, software and overall system configuration. Check with your PC manufacturer on whether your system delives intel Turbo Boost Technology. For more information, see <a href="https://www.nitc.com/ccn/mic/without/boost/">https://www.nitc.com/ccn/mic/without/boost/</a>

Intel, the Intel Logo, Xeon, Xeon Inside, VTune, inTru, and Core are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands are the property of their respective owners.

Copyright © 2014. Intel Corporation

be claimed as the property of others. Optimization



## **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

Ontimization Notice

(intel)

